Digital Group |
---|
|
INTERFACE GROUP (Controller & PHY) |
---|
|
ANALOG GROUP |
---|
|
Standard cell libraries enabling synthesis to place and route design flows are available for selected processes.
Standard cell libraries, I/Os (pads), and memory generators for various processes are available from ARM; university support for these libraries is available through MOSIS.
MOSIS commercial customers can contact Aragio directly. Universities can access Aragio front-end view I/O cells for the IBM 10LPe process through MOSIS.
Standard cells and memories for the IBM 10LPe/RFe process are available from Virage Logic for MOSIS commercial and academic customers.
ChipEstimate.com is a resource for chip size estimation and available IP.